Design Space Exploration of Network-on-chip at System Level: a Genetic Algorithm   Approach - Rabindra Kumar Jena - Books - LAP LAMBERT Academic Publishing - 9783847320050 - January 11, 2012
In case cover and title do not match, the title is correct

Design Space Exploration of Network-on-chip at System Level: a Genetic Algorithm Approach

Price
€ 47.99

Ordered from remote warehouse

Expected delivery Aug 3 - 11
Get notified about new Rabindra Kumar Jena releases
Add to your iMusic wish list

Not rated yet

About the Book: The goal of this text is to help students, researchers and academicians, who are working in the field of CAD for VLSI. Network-on-Chip(NoC) has been recently developed as an on-chip communication solution for System-on-Chip(SoC) design. This paradigm supports various communication resources at a time and overcomes the limitations of bus-based System. Design space exploration methodology at system level reduces the time-to-market pressure of the large and complex systems. On the other hand, design space exploration at system level is a combinatorial optimization problem. So, multi-objective Genetic Algorithm has been considered as an optimization tool for the design space exploration task. This book provides detailed methodology/algorithms to explore the design space of NoC at System Level using Genetic Algorithm. This book is the outcome of my PhD work. I hope this book will help all stake holders for extensive research in the field of NoC at System level.

Media Books     Paperback Book   (Book with soft cover and glued back)
Released January 11, 2012
ISBN13 9783847320050
Publishers LAP LAMBERT Academic Publishing
Pages 160
Dimensions 150 × 9 × 226 mm   ·   256 g
Language German